# Computer Architecture 

## CSC. 201

## Third Semester

Prepared By: Arjun Singh Saud

## Chapter 1 <br> Data representation

## Number System

Number of digits used in a number system is called its base or radix. We can categorize number system as below:

- Binary number system
- Octal Number System
- Decimal Number System
- Hexadecimal Number system

Conversion between number systems (do yourself)

## Representation of Decimal numbers

We can normally represent decimal numbers in one of following two ways

- By converting into binary
- By using BCD codes


## By converting into binary Advantage

Arithmetic and logical calculation becomes easy. Negative numbers can be represented easily.

## Disadvantage

At the time of input conversion from decimal to binary is needed and at the time of output conversion from binary to decimal is needed.

Therefore this approach is useful in the systems where there is much calculation than input/output.

## By using BCD codes

Disadvantage
Arithmetic and logical calculation becomes difficult to do. Representation of negative numbers is tricky.
Advantage
At the time of input conversion from decimal to binary and at the time of output conversion from binary to decimal is not needed.

Therefore this approach is useful in the systems where there is much input/output than arithmetic and logical calculation.

## Complements

## (R-1)'s Complement

( $\mathrm{R}-1$ )'s complement of a number N is defined as $\left(\mathrm{r}^{\mathrm{n}}-1\right)-\mathrm{N}$
Where N is the given number
$r$ is the base of number system
n is the number of digits in the given number
To get the (R-1)'s complement fast, subtract each digit of a number from (R-1)
Example

- 9's complement of $835_{10}$ is $164_{10}$
- 1 's complement of $1010_{2}$ is $0101_{2}$ (bit by bit complement operation)


## R's Complement

$R$ 's complement of a number $N$ is defined as $r^{n}-N$
Where N is the given number
$r$ is the base of number system
n is the number of digits in the given number
To get the R's complement fast, add 1 to the low-order digit of its ( $\mathrm{R}-1$ )'s complement

- 10 's complement of $835_{10}$ is $164_{10}+1=165_{10}$
- 2 's complement of 10102 is $0101_{2}+1=0110_{2}$

Representation of Negative numbers
There is only one way of representing positive numbers in computer but we can represent negative numbers in any one of following three ways:

- Signed magnitude representation
- Signed 1's complement representation
- Signed 2's complement representation


## Signed magnitude representation

Complement only the sign bit
e.g.
+9 ==> 0001001
-9 ==> 1001001

## Signed 1's complement representation

Complement all the bits including sign bit
e.g.
+9 ==> 0001001
$-9=->1110110$

## Signed 2's complement representation

Take the 2's complement of the number, including its sign bit.
e.g.
$+9==>0001001$
-9 ==> 1110111

## Overflow Detection

If we add two $n$ bit numbers, result may be a number with $\mathrm{n}+1$ bit which cannot be stored in n-bit register. This situation is called overflow. We can detect whether there is overflow or not as below:
Case Unsigned numbers
Consider a 4-bit register
Maximum numbers that can be stored $\mathrm{N}<=2^{\mathrm{n}}-1=15$
If there is no end carry $=>$ No overflow
e.g.

60110

| 9 | 1001 |
| :--- | :--- |
| 15 | 1111 |

If there is end carry => Overflow.
e.g.
$9 \quad 1001$
$\begin{array}{r}9 \quad 1001 \\ \hline(1 \lcm{0010}\end{array}$ Overflow

## Case Signed Numbers:

Consider a 5-bit register
Maximum and Minimum numbers that can be stored $-2^{\mathrm{n}-1}=<\mathrm{N}<=+2^{\mathrm{n}-1}-1$

$$
\Rightarrow-16=<\mathrm{N}<=+15
$$

To detect the overflow we seed to see two carries. Carry into the sign bit position and carry out of the sign bit position.
If both carries are same $=>$ No overflow

| 6 | 0 | 0110 |
| :---: | :---: | :---: |
| 9 | 0 | 1001 |
| 15 | 0 | 1111 |

Here carry in sign bit position $=c_{n-1}=0$
carry out of sign bit position $=c_{n}=0$
$\left(c_{n-1} \oplus c_{n}\right)=0=>$ No overflow
If both carries are different $=>$ overflow
$9 \quad 01001$
$\begin{array}{r}9 \\ +9 \\ \hline 18 \\ \hline\end{array}$
Here carry in sign bit position $=\mathrm{c}_{\mathrm{n}-1}=1$
Carry out of sign bit position $=\mathrm{c}_{\mathrm{n}}=0$
$\left(\mathrm{c}_{\mathrm{n}-1} \oplus \mathrm{c}_{\mathrm{n}}\right)=1=>$ overflow

## Floating Point Representation

Floating points are represented in computers as the format given below:

| Sign | Exponent | mantissa |
| :--- | :--- | :--- |

## Mantissa

Signed fixed point number, either an integer or a fractional number

## Exponent

Designates the position of the decimal point

## Decimal Value

$$
\mathrm{N}=\mathrm{m} * \mathrm{r}^{\mathrm{e}}
$$

Where m is mantissa
$r$ is base
$e$ is exponent

## Example

Consider the number $\mathrm{N}=1324.567$
Now
$\mathrm{m}=0.1324567$
$\mathrm{e}=4$
$\mathrm{r}=10$
therefore
$\mathrm{N}=\mathrm{m} * \mathrm{r}^{\mathrm{e}}=0.1324567 * 10^{+4}$

## Note:

In Floating Point Number representation, only Mantissa (m) and Exponent (e) are explicitly represented. The position of the Radix Point is implied.

Another example
Consider the binary number $\mathrm{N}=1001.11$ (6-bit exponent and 10-bit fractional mantissa)

```
Now
m=100111000
e=0 00100 = +4
r=2
sign bit =0
```


## Prepared By: Arjun Singh Saud

## Normalizing Floating point numbers

A number is said to be normalized if most significant position of the mantissa contains a non-zero digit.
e.g.
$\mathrm{m}=001001110$
$\mathrm{e}=000100=+6$
r=2
Above number is not normalized

To normalize the above number we need to remove the leading zeros of mantissa and need to subtract the exponent from the number of zeros that are removed.
i.e.
$\mathrm{m}=1001110$
$e=000100=+4$

Normalization improves the precision of floating point numbers.

## ERROR DETECTING CODES

A parity bit(s) is an extra bit that is added with original message to detect error in the message during data transmission. This is a simplest method for error detection.

## Even Parity

One bit is attached to the information so that the total number of 1 bits is an even number

| Message | Parity |
| :---: | :---: |
| 1011001 | 0 |
| 1010010 | 1 |

## Odd Parity

One bit is attached to the information so that the total number of 1 bits is an odd number

| Message | Parity |
| :---: | :---: |
| 1011001 | 1 |
| 1010010 | 0 |

## Parity generator

| Message (xyz) | Parity bit (odd) |
| :--- | :--- |
| 000 | 1 |
| 001 | 0 |
| 010 | 0 |
| 011 | 1 |
| 100 | 0 |
| 101 | 1 |
| 110 | 1 |
| 111 | 0 |

Now
$P=\overline{x \oplus y \oplus z}$
Parity Checker:
Considers original message as well as parity bit
$\mathrm{e}=\mathrm{p} \oplus \mathrm{x} \oplus \mathrm{y} \oplus \mathrm{z}$
$\mathrm{e}=1=>$ No. of 1 's in pxyz is even $=>$ Error in data
$\mathrm{e}=0=>$ No. of 1's in pxyz is odd $=>$ Data is error free
Circuit diagram for parity generator and parity checker


## Other Decimal Codes

| Decimal | $\mathrm{BCD}(8421)$ | 2421 | $84-2-1$ | Excess-3 |
| :---: | :--- | :--- | :--- | :--- |
| 0 | 0000 | 0000 | 0000 | 0011 |
| 1 | 0001 | 0001 | 0111 | 0100 |
| 2 | 0010 | 0010 | 0110 | 0101 |
| 3 | 0011 | 0011 | 0101 | 0110 |
| 4 | 0100 | 0100 | 0100 | 0111 |
| 5 | 0101 | 1011 | 1011 | 1000 |
| 6 | 0110 | 1100 | 1010 | 1001 |
| 7 | 0111 | 1101 | 1001 | 1010 |
| 8 | 1000 | 1110 | 1000 | 1011 |
| 9 | 1001 | 1111 | 1111 | 1100 |

Let d3 d2 d1 d0: symbol in the codes
BCD: $\mathrm{d} 3 \times 8+\mathrm{d} 2 \mathrm{x} 4+\mathrm{d} 1 \mathrm{x} 2+\mathrm{d} 0 \mathrm{x} 1 \Rightarrow 8421$ code.
2421: d3 x $2+\mathrm{d} 2 \times 4+\mathrm{d} 1 \times 2+\mathrm{d} 0 \times 1$

Excess-3: $\mathrm{BCD}+3$
BCD: It is difficult to obtain the 9's complement.
However, it is easily obtained with the other codes listed above $\rightarrow$ Self-complementing codes

Gray Codes
Characterized by having their representations of the binary integers differ in only one digit between consecutive integers

| Decimal <br> number | Gray |  |  | Binary |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $g_{3}$ | $g_{2}$ | $g_{1}$ | $g_{0}$ | $b_{3}$ | $b_{2}$ | $b_{1}$ | $b_{0}$ |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| 2 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 |
| 3 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 |
| 4 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 |
| 5 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 1 |
| 6 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 |
| 7 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 |
| 8 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 |
| 9 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 1 |
| 10 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 |
| 11 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 |
| 12 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 |
| 13 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 1 |
| 14 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 |
| 15 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |

See ASCII code yourself

## Chapter 2

Register Transfer and microoperations
Combinational and sequential circuits can be used to create simple digital systems. These are the low-level building blocks of a digital computer. The operations on the data in registers are called microoperations. The functions built into registers are examples of microoperations

- Shift
- Load
- Clear
- Increment

Alternatively we can say that an elementary operation performed during one clock pulse on the information stored in one or more registers is called microopeartion. Register transfer language can be used to describe the (sequence of) microoperations

## Register Transfer Language

Registers are designated by capital letters, sometimes followed by numbers (e.g., A, R13, IR). Often the names indicate function:

- MAR memory address register
- PC program counter
- IR instruction register

A register transfer is indicated as " $\mathrm{R} 2 \leftarrow \mathrm{R} 1$ "

## Control Function

Often actions need to only occur if a certain condition is true. In digital systems, this is often done via a control signal, called a control function.
e.g.
$\mathrm{P}: \mathrm{R} 2 \leftarrow \mathrm{R} 1$
Which means "if $\mathrm{P}=1$, then load the contents of register R 1 into register R2", i.e., if ( $\mathrm{P}=$ 1 then $(\mathrm{R} 2 \leftarrow \mathrm{R} 1)$ )

If two or more operations are to occur simultaneously, they are separated with commas e.g.
$\mathrm{P}: \mathrm{R} 3 \leftarrow \mathrm{R} 5, \mathrm{MAR} \leftarrow \mathrm{IR}$

## Microoperations

Computer system microoperations are of four types:

- Register transfer microoperations
- Arithmetic microoperations
- Logic microoperations
- Shift microoperations


## Arithmetic microoperations

- The basic arithmetic microoperations are
- Addition
- Subtraction
- Increment
- Decrement
- The additional arithmetic microoperations are
- Add with carry
- Subtract with borrow
- Transfer/Load
- etc....

Summary of Typical Arithmetic Micro-Operations

| R3 $\leftarrow R 1+$ R2 | Contents of R1 plus R2 transferred to R3 |
| :--- | :--- |
| R3 $\leftarrow$ R1 - R2 | Contents of R1 minus R2 transferred to R3 |
| R2 $\leftarrow$ R2' | Complement the contents of R2 |
| R2 $\leftarrow$ R2' +1 | 2's complement the contents of R2 (negate) |
| R3 $\leftarrow$ R1 + R2' +1 | subtraction |
| R1 $\leftarrow$ R1 +1 | Increment |
| R1 $\leftarrow$ R1 -1 | Decrement |

## Binary Adder

To perform multibit addition in computer a full adder must be allocated for each bit so that all bits can be added simultaneously. Thus, to add two 4 -bit numbers to produce a 4-bit sum (with a possible carry), we need four full adders with carry lines cascaded, as shown in the figure given below. For two 8-bit numbers, we need eight full adders, which can be formed by cascading two of these 4-bit blocks. By extension, two binary numbers of any size may be added in this manner.


## Binary Subtractor

The subtraction $\mathrm{A}-\mathrm{B}$ can be done by taking the 2 's complement of B and adding it to A because $A-B=A+(-B)$. It means if we use the inverters to make 1 's complement of $B$ (connecting each Bi to an inverter) and then add 1 to the least significant bit (by setting carry C 0 to 1 ) of binary adder, then we can make a binary subtractor.


## Binary Adder Subtractor

The addition and subtraction can be combined into one circuit with one common binary adder. The mode M controls the operation. When $\mathrm{M}=0$ the circuit is an adder when $\mathrm{M}=1$ the circuit is Subtractor. It can be done by using exclusive-OR for each Bi and M. Note that $1 \oplus \mathrm{x}=\mathrm{x}$ ' and $0 \oplus \mathrm{x}=\mathrm{x}$
$\{\mathrm{C}=$ carry bit, $\mathrm{V}=$ overflow bit $\}$


## Prepared By: Arjun Singh Saud

## Binary Incrementer

The increment microoperation adds one to a number in a register. For example, if a 4-bit register has a binary value 0110 , it will go to 0111 after it is incremented. This can be accomplished by means of half-adders connected in cascade.
$\mathrm{A}=\mathrm{A}+1$


## Binary Arithmetic Circuit



| S1 | S0 | Cin | Y | Output | Microoperation |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | B | $\mathrm{D}=\mathrm{A}+\mathrm{B}$ | Add |
| 0 | 0 | 1 | B | $\mathrm{D}=\mathrm{A}+\mathrm{B}+1$ | Add with carry |
| 0 | 1 | 0 | $\mathrm{~B}^{\prime}$ | $\mathrm{D}=\mathrm{A}+\mathrm{B}$ | Subtract with borrow |
| 0 | 1 | 1 | $\mathrm{~B}^{\prime}$ | $\mathrm{D}=\mathrm{A}+\mathrm{B}+1$ | Subtract |
| 1 | 0 | 0 | 0 | $\mathrm{D}=\mathrm{A}$ | Transfer A |
| 1 | 0 | 1 | 0 | $\mathrm{D}=\mathrm{A}+1$ | Increment A |
| 1 | 1 | 0 | 1 | $\mathrm{D}=\mathrm{A}-1$ | Decrement A |
| 1 | 1 | 1 | 1 | $\mathrm{D}=\mathrm{A}$ | Transfer A |

If $\mathrm{s}_{0}$ and $\mathrm{s}_{1}$ both are zero mux selects the input a lebel 0 (i.e. $\mathrm{Y}=\mathrm{B}$ ) Then adder adds A and Y and cin (i.e. A and B and cin)

$$
\Rightarrow D=A+B \quad \text { if } \operatorname{cin}=0
$$

$$
\Rightarrow \mathrm{D}=\mathrm{A}+\mathrm{B}+1 \quad \text { if } \operatorname{cin}=1
$$

If $\mathrm{s}_{0}=0$ and $\mathrm{s}_{1}=1$ mux selects the input at label 1 (i.e. $\mathrm{Y}=\mathrm{B}$ ') Then adder adds A and Y (i.e. A and B' and cin)

$$
\begin{array}{ll}
\Rightarrow \mathrm{D}=\mathrm{A}+\mathrm{B}^{\prime} & \text { if } \operatorname{cin}=0 \\
\Rightarrow \mathrm{D}=\mathrm{A}+\mathrm{B}^{\prime}+1 & \text { if } \operatorname{cin}=1
\end{array}
$$

If $\mathrm{s}_{0}=1$ and $\mathrm{s}_{1}=0$ mux selects the input at label 2 (i.e. $\mathrm{Y}=0000$ ) Then adder adds A and Y (i.e. A and 0 and cin)

$$
\begin{array}{ll}
\Rightarrow D=A & \text { if } \operatorname{cin}=0 \\
\Rightarrow D=A+1 & \text { if } \operatorname{cin}=1
\end{array}
$$

If $\mathrm{s}_{0}=1$ and $\mathrm{s}_{1}=1$ mux selects the input at label 3 (i.e. $\mathrm{Y}=1111=-1$ ) Then adder adds A and Y (i.e. A and -1 and cin)

$$
\begin{array}{ll}
\Rightarrow D=A-1 & \text { if } \operatorname{cin}=0 \\
\Rightarrow D=A & \text { if } \operatorname{cin}=1
\end{array}
$$

## Logic Microoperations

Logic microoperations are bit-wise operations, i.e., they work on the individual bits of data. It is useful for bit manipulations on binary data. Useful for making logical decisions based on the bit value. There are, in principle, 16 different logic functions that can be defined over two binary input variables. However, most systems only implement four of these
$-\quad$ AND $(\wedge)$, OR ( $\vee$ ), XOR $(\oplus)$, Complement/NOT
The others can be created from combination of these

## Hardware Implementation of Logic microoperations



| $\mathrm{S}_{1}$ | $\mathrm{~S}_{0}$ | Output | $\mu$-operation |
| :--- | :--- | :--- | :--- |
| 0 | 0 | $\mathrm{~F}=\mathrm{A} \wedge \mathrm{B}$ | AND |
| 0 | 1 | $\mathrm{~F}=\mathrm{A} \vee \mathrm{B}$ | OR |
| 1 | 0 | $\mathrm{~F}=\mathrm{A} \oplus \mathrm{B}$ | XOR |
|  |  |  |  |

## Applications Of Logic Microoperations

Logic microoperations can be used to manipulate individual bits or a portions of a word in a register. Consider the data in a register A. In another register, B, is bit data that will be used to modify the contents of A

- Selective-set
- Selective-complement
- Selective-clear
- Mask (Delete)
- Clear
- Insert
- Compare
$\mathrm{A} \leftarrow \mathrm{A}+\mathrm{B}$
$\mathrm{A} \leftarrow \mathrm{A} \oplus \mathrm{B}$
$\mathrm{A} \leftarrow \mathrm{A} \cdot \mathrm{B}^{\prime}$
$\mathrm{A} \leftarrow \mathrm{A} \cdot \mathrm{B}$
$\mathrm{A} \leftarrow \mathrm{A} \oplus \mathrm{B}$
$\mathrm{A} \leftarrow(\mathrm{A} \cdot \mathrm{B})+\mathrm{C}$
$\mathrm{A} \leftarrow \mathrm{A} \oplus \mathrm{B}$


## Selective-set

In a selective set operation, the bit pattern in B is used to set certain bits in A

$$
\begin{aligned}
& 11100 \mathrm{~A}_{\mathrm{t}} \\
& 1010 \mathrm{~B} \\
& 11100 \mathrm{~A}_{\mathrm{t}+1} \quad(\mathrm{~A} \leftarrow \mathrm{~A}+\mathrm{B})
\end{aligned}
$$

If a bit in B is set to 1 , that same position in A gets set to 1 , otherwise that bit in A keeps its previous value

## Selective-complement

In a selective complement operation, the bit pattern in B is used to complement certain bits in A

$$
\begin{aligned}
& 1100 \mathrm{~A}_{\mathrm{t}} \\
& 1010 \mathrm{~B} \\
& 0110 \mathrm{~A}_{\mathrm{t}+1} \quad(\mathrm{~A} \leftarrow \mathrm{~A} \oplus \mathrm{~B})
\end{aligned}
$$

If a bit in $B$ is set to 1 , that same position in $A$ gets complemented from its original value, otherwise it is unchanged

## Selective-clear

n a selective clear operation, the bit pattern in B is used to clear certain bits in A

$$
\begin{aligned}
& 1100 \mathrm{~A}_{\mathrm{t}} \\
& 1010 \mathrm{~B} \\
& 0100 \mathrm{~A}_{\mathrm{t}+1} \quad\left(\mathrm{~A} \leftarrow \mathrm{~A} \cdot \mathrm{~B}^{\prime}\right)
\end{aligned}
$$

If a bit in $B$ is set to 1 , that same position in $A$ gets set to 0 , otherwise it is unchanged

## Mask Operation

In a mask operation, the bit pattern in B is used to clear certain bits in A

$$
\begin{array}{ll}
1100 \mathrm{~A}_{\mathrm{t}} & \\
1010 \mathrm{~B} & \\
1000 \mathrm{~A}_{\mathrm{t}+1} & (\mathrm{~A} \leftarrow \mathrm{~A} \cdot \mathrm{~B})
\end{array}
$$

If a bit in $B$ is set to 0 , that same position in $A$ gets set to 0 , otherwise it is unchanged

## Clear Operation

In a clear operation, if the bits in the same position in A and B are the same, they are cleared in A, otherwise they are set in A

$$
\begin{array}{ll}
1100 A_{t} \\
1010 B & \\
0 & 110 A_{t+1}
\end{array} \quad(\mathrm{~A} \leftarrow \mathrm{~A} \oplus \mathrm{~B})=\$
$$

## Insert Operation

An insert operation is used to introduce a specific bit pattern into A register, leaving the other bit positions unchanged.

This is done as

- A mask operation to clear the desired bit positions, followed by
- An OR operation to introduce the new bits into the desired positions
- Example
» Suppose you wanted to introduce 1010 into the low order four bits of A: $\quad 1101100010110001$ A (Original) 1101100010111010 A (Desired)

1101100010110001
1111111111110000
1101100010110000
0000000000001010
1101100010111010

A (Original)
Mask
A (Intermediate)
Added bits
A (Desired)

## Shift Micro-Operations

There are three types of shifts

- Logical shift
- Circular shift
- Arithmetic shift


## Right shift operation

Serial input


## Left shift operation



In a logical shift the serial input to the shift is a 0 .

## Logical right shift operation:



## Logical left shift operation



In a Register Transfer Language, the following notation is used

- shl for a logical shift left
- shr for a logical shift right
- Examples:
» $\mathrm{R} 2 \leftarrow \operatorname{shr} \mathrm{R} 2$
» $\mathrm{R} 3 \leftarrow \operatorname{shl} \mathrm{R} 3$


## Circular Shift operation

In a circular shift the serial input is the bit that is shifted out of the other end of the register.

## Right circular shift operation



## Left circular shift operation:



In a RTL, the following notation is used

- cil for a circular shift left
- cir for a circular shift right
- Examples:
» $\mathrm{R} 2 \leftarrow \operatorname{cir} \mathrm{R} 2$
» $\mathrm{R} 3 \leftarrow$ cil R 3
>


## Arithmetic Shift Operation

An arithmetic shift is meant for signed binary numbers (integer). An arithmetic left shift multiplies a signed number by two and an arithmetic right shift divides a signed number by two. The main distinction of an arithmetic shift is that it must keep the sign of the number the same as it performs the multiplication or division

Right arithmetic shift operation:


## Left arithmetic shift operation



An left arithmetic shift operation must be checked for the overflow


In a RTL, the following notation is used

- ashl for an arithmetic shift left
- ashr for an arithmetic shift right
- Examples:
» $\mathrm{R} 2 \leftarrow a s h r \mathrm{R} 2$
» $\mathrm{R} 3 \leftarrow a s h l \mathrm{R} 3$


## Hardware Implementation of Shift Microoperations



## Chapter 3 <br> Basic Computer Organization and Design

## Introduction

Every different processor type has its own design (different registers, buses, microoperations, machine instructions, etc). Modern processor is a very complex device. It contains

- Many registers
- Multiple arithmetic units, for both integer and floating point calculations
- The ability to pipeline several consecutive instructions to speed execution
- Etc.

However, to understand how processors work, we will start with a simplified processor model. M. Morris Mano introduces a simple processor model he calls the Basic Computer. The Basic Computer has two components, a processor and memory

- The memory has 4096 words in it
- $4096=2^{12}$, so it takes 12 bits to select a word in memory
- Each word is 16 bits long


The instructions of a program, along with any needed data are stored in memory. The CPU reads the next instruction from memory. It is placed in an Instruction Register (IR). Control circuitry in control unit then translates the instruction into the sequence of microoperations necessary to implement it

## Instruction Format of Basic Computer

A computer instruction is often divided into two parts

- An opcode (Operation Code) that specifies the operation for that instruction


## Prepared By: Arjun Singh Saud

- An address that specifies the registers and/or locations in memory to use for that operation
In the Basic Computer, since the memory contains $4096\left(=2^{12}\right)$ words, we needs 12 bit to specify the memory address that is used by this instruction. In the Basic Computer, bit 15 of the instruction specifies the addressing mode ( 0 : direct addressing, 1: indirect addressing). Since the memory words, and hence the instructions, are 16 bits long, that leaves 3 bits for the instruction's opcode

Instruction Format


## Addressing Modes

The address field of an instruction can represent either

- Direct address: the address operand field is effective address (the address of the operand), or
- Indirect address: the address in operand field contains the memory address where effective address resides.

Direct addressing


Indirect addressing


## - Effective Address (EA)

- The address, where actual data resides is called effective adrress.


## Basic Computer Registers

| Symbol | Size | Register Name | Description |
| :--- | :--- | :--- | :--- |
| DR | 16 | Data Register | Holds memory operand |
| AR | 12 | Address Register | Holds address for memory |
| AC | 16 | Accumulator | Processor register |
| IR | 16 | Instruction Register | Holds instruction code |
| PC | 12 | Program Counter | Holds address of instruction |
| TR | 16 | Temporary Register | Holds temporary data |
| INPR | 8 | Input Register | Holds input character |
| OUTR | 8 | Output Register | Holds output character |

Since the memory in the Basic Computer only has $4096\left(=2^{12}\right)$ locations, PC and AR only needs 12 bits
Since the word size of Basic Computer only has 16 bit, the DR, AC, IR and TR needs 16 bits.
The Basic Computer uses a very simple model of input/output (I/O) operations

- Input devices are considered to send 8 bits of character data to the processor
- The processor can send 8 bits of character data to output devices The Input Register (INPR) holds an 8 bit character gotten from an input device The Output Register (OUTR) holds an 8 bit character to be send to an output device


## Common Bus System of Basic Computer

The registers in the Basic Computer are connected using a bus. This gives a savings in circuitry over complete connections between registers.
Three control lines, S2, S1, and S0 control which register the bus selects as its input

| $\mathrm{S}_{2}$ |  |  | $\mathrm{~S}_{1}$ |
| :---: | :---: | :---: | :--- |
| S | Reaister |  |  |
| 0 | 0 | 0 | x |
| 0 | 0 | 1 | AR |
| 0 | 1 | 0 | PC |
| 0 | 1 | 1 | DR |
| 1 | 0 | 0 | AC |
| 1 | 0 | 1 | IR |
| 1 | 1 | 0 | TR |
| 1 | 1 | 1 | Memory |



Either one of the registers will have its load signal activated, or the memory will have its read signal activated

- Will determine where the data from the bus gets loaded

The 12 -bit registers, AR and PC, have 0 's loaded onto the bus in the high order 4 bit positions. When the 8 -bit register OUTR is loaded from the bus, the data comes from the low order 8 bits on the bus

## Instruction Formats of Basic Computer

Memory-Reference Instructions $\quad($ OP-code $=000 \sim 110)$

| 15 | 14 | 11 | 0 |
| :--- | :--- | :--- | :--- |
| I | Opcode | Operand |  |

Register-Reference Instructions $\quad(\mathrm{OP}-\mathrm{code}=111, \mathrm{I}=0)$

| 15 | 14 | 12 | 11 | 0 |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 111 | Register Operation |  |  |

Input-Output Instructions $\quad(\mathrm{OP}-\operatorname{code}=111, \mathrm{I}=1)$

| 15 | 14 | 12 | 11 |
| :--- | :--- | :--- | :--- |
| 1 | 111 | I/O Operation | 0 |

## Instruction Set Completeness

An instruction set is said to be complete if it contains sufficient instructions to perform operations in following categories:
$\checkmark$ Arithmetic, logic, and shift instructions
$\checkmark$ Instructions to transfer data between the main memory and the processor registers
$\checkmark$ Program control and sequencing instructions
$\checkmark$ Instructions to perform Input/Output operations
Instruction set of Basic computer is complete because
ADD, CMA (complement), INC can be used to perform addition and subtraction and CIR (circular right shift), CIL (circular left shift) instructions can be used to achieve any kind of shift operations. Addition subtraction and shifting can be used together to achieve multiplication and division. AND, CMA and CLA (clear accumulator) can be used to achieve any logical operations.
LDA instruction moves data from memory to register and STA instruction moves data from register to memory.
The branch instructions BUN, BSA and ISZ together with skip instruction provide the mechanism of program control and sequencing.
INP instruction is used to read data from input device and OUT instruction is used to send data from processor to output device.

## Control Unit

Control unit (CU) of a processor translates from machine instructions to the control signals for the microoperations that implement them. Control units are implemented in one of two ways

- Hardwired Control
- CU is made up of sequential and combinational circuits to generate the control signals
- If logic is changed we need to change the whole circuitry
- Expensive
- Fast
- Microprogrammed Control
- A control memory on the processor contains microprograms that activate the necessary control signals
- If logic is changed we only need to change the microprogram
- Cheap
- Slow


## Hardwired control unit of Basic Computer

Instructions register (IR)


Operation code is decoded by $3 \times 8$ decoder which is used to identify the operation. A 4-bit sequence counter is used to generate timing signals from $T_{0}$ to $T_{15}$. This means instruction cycle of basic computer cannot take more than 16 clock cycles.

Assume: At time T4, SC is cleared to 0 if decoder output D3 is active.
D3T4: SC $\leftarrow 0$
We can show timing control diagram as below:


## Instruction Cycle of Basic Computer

In Basic Computer, a machine instruction is executed in the following cycle:

1. Fetch an instruction from memory
2. Decode the instruction
3. Read the effective address from memory if the instruction has an indirect address
4. Execute the instruction

After an instruction is executed, the cycle starts again at step 1, for the next instruction

## Fetch and Decode

$\mathrm{T} 0: \mathrm{AR} \leftarrow \mathrm{PC}(\mathrm{S} 0 \mathrm{~S} 1 \mathrm{~S} 2=010, \mathrm{~T} 0=1)$
$\mathrm{T} 1: \mathrm{IR} \leftarrow \mathrm{M}[\mathrm{AR}], \mathrm{PC} \leftarrow \mathrm{PC}+1 \quad(\mathrm{~S} 0 \mathrm{~S} 1 \mathrm{~S} 2=111, \mathrm{~T} 1=1)$
T2: D0, . . . , D7 $\leftarrow$ Decode IR(12-14), AR $\leftarrow \mathrm{IR}(0-11), \mathrm{I} \leftarrow \mathrm{IR}(15)$

Prepared By: Arjun Singh Saud


Flowchart for determining the type of instruction

$\mathrm{D}_{7} \mathrm{IT}_{3}: \quad \mathrm{AR} \leftarrow \mathrm{M}[\mathrm{AR}]$
$\mathrm{D}^{\prime}{ }_{7} \mathrm{I}^{\prime} \mathrm{T}_{3}: \quad$ Nothing
$\mathrm{D}_{7} \mathrm{I}^{\prime} \mathrm{T}_{3}$ : $\quad$ Execute a register-reference instr.
$\mathrm{D}_{7} \mathrm{IT}_{3}$ : $\quad$ Execute an input-output instr.

Register Reference Instructions are identified when

- $\mathrm{D}_{7}=1, \mathrm{I}=0$
- Register Ref. Instr. is specified in b0 ~ b11 of IR
- Execution starts with timing signal T3
let
$\mathrm{r}=\mathrm{D}_{7} \mathrm{I}^{\prime} \mathrm{T}_{3} \Rightarrow$ Register Reference Instruction
$\mathrm{Bi}=\operatorname{IR}(\mathrm{i}), \mathrm{i}=0,1,2, \ldots, 11$

| CLA | rB11: | $\mathrm{AC} \leftarrow 0, \mathrm{SC} \leftarrow 0$ |
| :---: | :---: | :---: |
| CLE | rB10: | $\mathrm{E} \leftarrow 0, \mathrm{SC} \leftarrow 0$ |
| CMA | rB9: | $\mathrm{AC} \leftarrow \mathrm{AC}^{\prime}, \mathrm{SC} \leftarrow 0$ |
| CME | rB8: | $\mathrm{E} \leftarrow \mathrm{E}^{\prime}, \mathrm{SC} \leftarrow 0$ |
| CIR | rB7: | $\mathrm{AC} \leftarrow \operatorname{shr~} \mathrm{AC}, \mathrm{AC}(15) \leftarrow \mathrm{E}, \mathrm{E} \leftarrow \mathrm{AC}(0), \mathrm{SC} \leftarrow 0$ |
| CIL | rB6: | $\mathrm{AC} \leftarrow \mathrm{shl} \mathrm{AC}, \mathrm{AC}(0) \leftarrow \mathrm{E}, \mathrm{E} \leftarrow \mathrm{AC}(15)$ |
| INC | rB5: | $\mathrm{AC} \leftarrow \mathrm{AC}+1, \mathrm{SC} \leftarrow 0$ |
| SPA | rB4: | if $(\mathrm{AC}(15)=0)$ then $(\mathrm{PC} \leftarrow \mathrm{PC}+1)$, $\mathrm{SC} \leftarrow 0$ |
| SNA | rB3: | if $(\mathrm{AC}(15)=1)$ then $(\mathrm{PC} \leftarrow \mathrm{PC}+1)$, $\mathrm{SC} \leftarrow 0$ |
| SZA | rB2: | if ( $\mathrm{AC}=0$ ) then ( $\mathrm{PC} \leftarrow \mathrm{PC}+1$ ), $\mathrm{SC} \leftarrow 0$ |
| SZE | rB1: | if ( $\mathrm{E}=0$ ) then ( $\mathrm{PC} \leftarrow \mathrm{PC}+1$ ), $\mathrm{SC} \leftarrow 0$ |
| HLT | rB0: | $\mathrm{S} \leftarrow 0, \mathrm{SC} \leftarrow 0 \quad$ (S is a start-stop flip-flop) |

The effective address of the instruction is in AR and was placed there during timing signal T 2 when $\mathrm{I}=0$, or during timing signal T 3 when $\mathrm{I}=1$

- Memory cycle is assumed to be short enough to complete in a CPU cycle
- The execution of memory reference instruction starts with T4

| Symbol | Operation <br> Decoder | Symbolic Description |
| :--- | :--- | :--- |
| AND | $D_{0}$ | $A C \leftarrow A C \wedge M[A R]$ |
| ADD | $D_{1}$ | $A C \leftarrow A C+M[A R], E \leftarrow C_{\text {out }}$ |
| LDA | $D_{2}$ | $A C \leftarrow M[A R]$ |
| STA | $D_{3}$ | $M[A R] \leftarrow A C$ |
| BUN | $D_{4}$ | $P C \leftarrow A R$ |
| BSA | $D_{5}$ | $M[A R] \leftarrow P C, P C \leftarrow A R+1$ |
| ISZ | $D_{6}$ | $M[A R] \leftarrow M[A R]+1$, if $M[A R]+1=0$ then $P C \leftarrow P C+1$ |

## AND to AC

$\mathrm{D}_{0} \mathrm{~T}_{4}: \mathrm{DR} \leftarrow \mathrm{M}[\mathrm{AR}] \quad / /$ Read operand
$\mathrm{D}_{0} \mathrm{~T}_{5}: \mathrm{AC} \leftarrow \mathrm{AC} \wedge \mathrm{DR}, \mathrm{SC} \leftarrow 0 \quad / / \mathrm{AND}$ with AC

## ADD to AC

$\mathrm{D}_{1} \mathrm{~T}_{4}: \mathrm{DR} \leftarrow \mathrm{M}[\mathrm{AR}] \quad$ //Read operand
$\mathrm{D}_{1} \mathrm{~T}_{5}: \mathrm{AC} \leftarrow \mathrm{AC}+\mathrm{DR}, \mathrm{E} \leftarrow \mathrm{C}_{\text {out }}, \mathrm{SC} \leftarrow 0 \quad / / \mathrm{Add}$ to AC and stores carry in E

## LDA: Load to AC

$\mathrm{D}_{2} \mathrm{~T}_{4}: \mathrm{DR} \leftarrow \mathrm{M}[\mathrm{AR}] \quad$ //Read operand
$\mathrm{D}_{2} \mathrm{~T}_{5}: \mathrm{AC} \leftarrow \mathrm{DR}, \mathrm{SC} \leftarrow 0 \quad / /$ Load AC with DR

## STA: Store AC

$\mathrm{D}_{3} \mathrm{~T}_{4}: \mathrm{M}[\mathrm{AR}] \leftarrow \mathrm{AC}, \mathrm{SC} \leftarrow 0 \quad / /$ store data into memory location
BUN: Branch Unconditionally
$\mathrm{D}_{4} \mathrm{~T}_{4}: \mathrm{PC} \leftarrow \mathrm{AR}, \mathrm{SC} \leftarrow 0 \quad$ //Branch to specified address

## BSA: Branch and Save Return Address

$\mathrm{D}_{5} \mathrm{~T}_{4}: \mathrm{M}[\mathrm{AR}] \leftarrow \mathrm{PC}, \mathrm{AR} \leftarrow \mathrm{AR}+1 / /$ save return address and increment AR
$\mathrm{D}_{5} \mathrm{~T}_{5}: \mathrm{PC} \leftarrow \mathrm{AR}, \mathrm{SC} \leftarrow 0 / /$ load PC with AR

## ISZ: Increment and Skip-if-Zero

$\mathrm{D}_{6} \mathrm{~T}_{4}: \mathrm{DR} \leftarrow \mathrm{M}[\mathrm{AR}] \quad / /$ Load data into DR
$\mathrm{D}_{6} \mathrm{~T}_{5}: ~ \mathrm{DR} \leftarrow \mathrm{DR}+1 \quad / /$ Increment the data
$\mathrm{D}_{6} \mathrm{~T}_{4}: \mathrm{M}[\mathrm{AR}] \leftarrow \mathrm{DR}$, if $(\mathrm{DR}=0)$ then $(\mathrm{PC} \leftarrow \mathrm{PC}+1), \mathrm{SC} \leftarrow 0$
// if $\mathrm{DR}=0$ skip next instruction by incrementing PC
Input-Output Configuration and Interrupt


INPR Input register - 8 bits
OUTR Output register - 8 bits
FGI
Input flag - 1 bit
FGO Output flag-1 bit
IEN Interrupt enable - 1 bit
The terminal sends and receives serial information

- The serial info. from the keyboard is shifted into INPR
- The serial info. for the printer is stored in the OUTR
- INPR and OUTR communicate with the terminal serially and with the AC in parallel.
- The flags are needed to synchronize the timing difference between I/O device and the computer

CPU:
/* Input */ /* Initially FGI = 0 */
loop: If FGI $=0$ goto loop
$\mathrm{AC} \leftarrow \mathrm{INPR}, \mathrm{FGI} \leftarrow 0$
Input Device:
loop: If FGI = 1 goto loop
INPR $\leftarrow$ new data, $\mathrm{FGI} \leftarrow 1$

## Flowchart of CPU operation



CPU:
/* Output */ /* Initially FGO = 1 */
loop: If FGO $=0$ goto loop
OUTR $\leftarrow \mathrm{AC}, \mathrm{FGO} \leftarrow 0$
Output Device:
loop: If $\mathrm{FGO}=1$ goto loop
consume OUTR, FGO $\leftarrow 1$

Flowchart of CPU operation (output)


## Input Output Instructions

Let
$\mathrm{D}_{7} \mathrm{IT}_{3}=\mathrm{p}$
$\operatorname{IR}(\mathrm{i})=\mathrm{Bi}, \mathrm{i}=6, \ldots, 11$

INP $\quad \mathrm{pB}_{11}: \quad \mathrm{AC}(0-7) \leftarrow \mathrm{INPR}, \mathrm{FGI} \leftarrow 0, \mathrm{SC} \leftarrow 0$
OUT $\mathrm{pB}_{10}: \quad$ OUTR $\leftarrow \mathrm{AC}(0-7), \mathrm{FGO} \leftarrow 0, \mathrm{SC} \leftarrow 0$
SKI $\quad \mathrm{pB} \mathrm{g}_{9}: \quad \mathrm{if}(\mathrm{FGI}=1)$ then $(\mathrm{PC} \leftarrow \mathrm{PC}+1), \mathrm{SC} \leftarrow 0$
SKO $\mathrm{pB}_{8}: \quad \operatorname{if}(\mathrm{FGO}=1)$ then $(\mathrm{PC} \leftarrow \mathrm{PC}+1), \mathrm{SC} \leftarrow 0$
ION $\mathrm{pB}_{7}$ : IEN $\leftarrow 1$, SC $\leftarrow 0$
IOF $\quad \mathrm{pB}_{6}: \quad \mathrm{IEN} \leftarrow 0, \mathrm{SC} \leftarrow 0$

Input char. to AC
Output char. from AC
Skip on input flag
Skip on output flag
Interrupt enable on
Interrupt enable off

## Interrupt Cycle



The interrupt cycle is a HW implementation of a branch and save return address operation.

- At the beginning of the instruction cycle, the instruction that is read from memory is in address 1 .
- At memory address 1 , the programmer must store a branch instruction that sends the control to an interrupt service routine
- The instruction that returns the control to the original program is "indirect BUN 0"


| $\begin{array}{r} 0 \\ P C=1 \end{array}$ | After interrupt cycle |  |  |
| :---: | :---: | :---: | :---: |
|  | 256 |  |  |
|  | 0 | BUN | 1120 |
| $\begin{aligned} & 255 \\ & 256 \end{aligned}$ | Main Program |  |  |
| 1120 | I/O <br> Program |  |  |
|  | 1 | BUN | 0 |

## Complete description of Basic Computer



## Design of Basic Computer

## Hardware Components of BC

A memory unit: $4096 \times 16$.
Registers:
AR, PC, DR, AC, IR, TR, OUTR, INPR, and SC
Flip-Flops(Status):
I, S, E, R, IEN, FGI, and FGO
Decoders: a 3x8 Opcode decoder
a $4 \times 16$ timing decoder
Common bus: 16 bits
Control logic gates:
Adder and Logic circuit connected to AC

## Control Logic Gates

- Input Controls of the nine registers
- Read and Write Controls of memory
- Set, Clear, or Complement Controls of the flip-flops
- S2, S1, S0 Controls to select a register for the bus
- AC, and Adder and Logic circuit


## Control of AR register

Scan all of the register transfer statements that change the content of AR:

$$
\begin{array}{lll}
\mathrm{R}^{\prime} \mathrm{T}_{0}: & \mathrm{AR} \leftarrow \mathrm{PC} & \mathrm{LD}(\mathrm{AR}) \\
\mathrm{R}^{\prime} \mathrm{T}_{2}: & \mathrm{AR} \leftarrow \mathrm{IR}(0-11) & \mathrm{LD}(\mathrm{AR}) \\
\mathrm{D}^{\prime}{ }^{\mathrm{IT}} \mathrm{IT}_{3}: & \mathrm{AR} \leftarrow \mathrm{M}[\mathrm{AR}] & \mathrm{LD}(\mathrm{AR}) \\
\mathrm{RT}_{0}: & \mathrm{AR} \leftarrow 0 & \mathrm{CLR}(\mathrm{AR}) \\
\mathrm{D}_{5} \mathrm{~T}_{4}: & \mathrm{AR} \leftarrow \mathrm{AR}+1 & \mathrm{INR}(\mathrm{AR})
\end{array}
$$

Now,

$$
\begin{aligned}
& \mathrm{LD}(\mathrm{AR})=\mathrm{R}^{\prime} \mathrm{T}_{0}+\mathrm{R}^{\prime} \mathrm{T}_{2}+\mathrm{D}^{\prime}{ }_{7} \mathrm{IT}_{3} \\
& \mathrm{CLR}(\mathrm{AR})=\mathrm{RT}_{0} \\
& \operatorname{INR}(\mathrm{AR})=\mathrm{D}_{5} \mathrm{~T}_{4}
\end{aligned}
$$



## Control of IEN Flip-Flop

$$
\begin{array}{ll}
\mathrm{pB}_{7}: & \mathrm{IEN} \leftarrow 1 \text { (I/O Instruction) } \\
\mathrm{pB}_{6}: & \mathrm{IEN} \leftarrow 0 \text { (I/O Instruction) } \\
\mathrm{RT}_{2}: & \mathrm{IEN} \leftarrow 0 \text { (Interrupt) } \\
=> \\
\text { Set }(\mathrm{IEN})=\mathrm{pB}_{7} \\
\text { Clear }(\mathrm{IEN})=\mathrm{pB}_{6}+\mathrm{RT}_{2} \\
\mathrm{p}=\mathrm{D}_{7} \mathrm{IT}_{3} \text { (Input/Output Instruction) }
\end{array}
$$



## Control of Common Bus

16 -bit common bus is controlled by three selection inputs S2, S1 and S0. The decimal number associated with each component of the bus determines the equivalent binary number that must be applied to the selection inputs to select the registers. This is described by the truth table given below:

| $\mathrm{x}_{1}$ | $\mathrm{x}_{7}$ | $\mathrm{x}_{3}$ | $\mathrm{x}_{4}$ | $\mathrm{x}_{5}$ | $\mathrm{x}_{6}$ | $\mathrm{x}_{7}$ | $\mathrm{~S}_{2}$ | $\mathrm{~S}_{1}$ | $\mathrm{~S}_{0}$ | Selected <br> Register |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | none |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | AR |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | PC |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | DR |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | AC |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | IR |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | TR |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | Memory |

To find the logic that makes $\mathrm{x} 1=1$ we scan and extract all the statements that use AR as source.
$\mathrm{D}_{4} \mathrm{~T}_{4}: \mathrm{PC} \leftarrow \mathrm{AR}$
$\mathrm{D}_{5} \mathrm{~T}_{5}: \mathrm{PC} \leftarrow \mathrm{AR}$
=>
$\mathrm{x}_{1}=\mathrm{D}_{4} \mathrm{~T}_{4}+\mathrm{D}_{5} \mathrm{~T}_{5}$


## Control of AC Register

All the statements that change the content of AC

$$
\begin{array}{ll}
\mathrm{D}_{0} \mathrm{~T}_{5}: A C \leftarrow \mathrm{AC} \wedge \mathrm{DR} & \text { AND with } \mathrm{DR} \\
\mathrm{D}_{1} \mathrm{~T}_{5}: \mathrm{AC} \leftarrow \mathrm{AC}+\mathrm{DR} & \text { Add with } \mathrm{DR} \\
\mathrm{D}_{2} \mathrm{~T}_{5}: \mathrm{AC} \leftarrow \mathrm{DR} & \text { Transfer from DR } \\
\mathrm{pB}_{11}: \mathrm{AC}(0-7) \leftarrow \mathrm{INPR} & \text { Transfer from INPR } \\
\mathrm{rB}_{9}: & \mathrm{AC} \leftarrow \mathrm{AC}^{\prime} \\
\mathrm{rB}_{7}: & \mathrm{AC} \leftarrow \operatorname{shr} \mathrm{AC}, \mathrm{AC}(15) \leftarrow \mathrm{E} \\
\mathrm{rB}_{6}: & \mathrm{AC} \leftarrow \operatorname{shl} \mathrm{AC}, \mathrm{AC}(0) \leftarrow \mathrm{E} \\
\mathrm{rB}_{11}: & \mathrm{AC} \leftarrow 0 \\
\mathrm{rB}_{5}: \quad \mathrm{AC} \leftarrow \mathrm{AC}+1 & \text { Shift right } \\
\text { Shift left } \\
& \text { Clear } \\
& \text { Increment }
\end{array}
$$

$$
\begin{aligned}
& \Rightarrow \\
& \mathrm{LD}(\mathrm{AC})=\mathrm{D}_{0} \mathrm{~T}_{5}+\mathrm{D}_{1} \mathrm{~T}_{5}+\mathrm{D}_{2} \mathrm{~T}_{5}+\mathrm{pB}_{11}+\mathrm{rB}_{9}+\mathrm{rB}_{7}+\mathrm{rB}_{6} \\
& \mathrm{CLR}(\mathrm{AC})=\mathrm{rB}_{11} \\
& \operatorname{INR}(\mathrm{AC})=\mathrm{rB}_{5}
\end{aligned}
$$



## Chapter 4 <br> Microprogrammed control

## Terminologies

## Microprogram

$\checkmark$ Program stored in memory that generates all the control signals required to execute the instruction set correctly
$\checkmark$ Consists of microinstructions

## Microinstruction

$\checkmark$ Contains a control word and a sequencing word
$\checkmark$ Control Word - contains all the control information required for one clock cycle
$\checkmark$ Sequencing Word - Contains information needed to decide the next microinstruction address
Control Memory (Control Storage: CS)
$\checkmark$ Storage in the microprogrammed control unit to store the microprogram

## Writeable Control Memory(Writeable Control Storage:WCS)

$\checkmark$ CS whose contents can be modified:
-> Microprogram can be changed
-> Instruction set can be changed or modified

## Dynamic Microprogramming

$\checkmark$ Computer system whose control unit is implemented with a microprogram in WCS.
$\checkmark$ Microprogram can be changed by a systems programmer or a user
Control Address Register:
$\checkmark$ Control address register contains address of microinstruction

## Control Data Register:

$\checkmark$ Control data register contains microinstruction

## Sequencer:

$\checkmark$ The device or program that generates address of next microinstruction to be executed is called sequencer.

## Address Sequencing

Process of finding address of next micro-instruction to be executed is called address sequencing. Address sequencer must have capabilities of finding address of next microinstruction in following situations:
$\checkmark$ In-line Sequencing
$\checkmark$ Unconditional Branch
$\checkmark$ Conditional Branch
$\checkmark$ Subroutine call and return
$\checkmark$ Looping
$\checkmark$ Mapping from instruction op-code to address in control memory.


Fig: Block diagram of address sequencer.
$\checkmark$ Control address register receives address of next micro instruction from different sources.
$\checkmark$ Incrementer simply increments the address by one
$\checkmark$ In case of branching branch address is specified in one of the field of microinstruction.
$\checkmark$ In case of subroutine call return address is stored in the register SBR which is used when returning from called subroutine.

## Conditional Branch

If Condition is true, set the appropriate field of status register to 1 . Conditions are tested for O (overflow), N (negative), Z (zero), C (carry), etc.
Then test the value of that field if the value is 1 take branch address from the next address field of the current microinstruction)
Otherwise simple increment the address.

## Unconditional Branch

Fix the value of one status bit at the input of the multiplexer to 1 . So that always branching is done

## Mapping:

Mapping from the OP-code of an instruction to the address of the Microinstruction which is the starting microinstruction of its subroutine in memory

## Direct mapping:

Directly use opcode as address of Control memory


## Another approach of mapping:

Modify Opcode to use it as an address of control memory


Mapping function implemented by ROM or PLA
Use opcode as address of ROM where address of control memory is stored and than use that address as an address of control memory.


## Microinstruction Format

| 3 | 3 | 3 | 2 | 2 | 7 |
| :---: | ---: | ---: | :---: | :---: | :---: |
| F1 | F2 | F3 | CD | BR | AD |

F1, F2, F3: Microoperation fields
CD: Condition for branching
BR: Branch field
AD: Address field

## Description of CD

| CD | Condition | Symbol | Comments |
| :--- | :--- | :---: | :--- |
| 00 | Always $=1$ | U | Unconditional branch |
| 01 | $\mathrm{DR}(15)$ | $I$ | Indirect address bit |
| 10 | $\mathrm{AC}(15)$ | S | Sign bit of AC |
| 11 | $\mathrm{AC}=0$ | Z | Zero value in AC |

## Description of BR

| BR | Symbol | Function |
| :---: | :---: | :---: |
| 00 | JMP | $C A R \leftarrow A D$ if condition $=1$ <br> $C A R \leftarrow C A R+1$ if condition $=0$ |
| 01 | CALL | $\mathrm{CAR} \leftarrow \mathrm{AD}, \mathrm{SBR} \leftarrow \mathrm{CAR}+1$ if condition $=1$ $\mathrm{CAR} \leftarrow \mathrm{CAR}+1$ if condition $=0$ |
| 10 | RET | CAR $\leftarrow$ SBR (Return from subroutine) |
| 11 | MAP | $\operatorname{CAR}(2-5) \leftarrow \operatorname{DR}(11-14), \operatorname{CAR}(0,1,6) \leftarrow 0$ |

## Symbolic Microinstruction

Symbols are used in microinstructions as in assembly language. A symbolic mcroprogram can be translated into its binary equivalent y a microprogram assembler.

Format of Microinstruction:

Contains five fields: label; micro-ops; CD; BR; AD
Label: may be empty or may specify a symbolic address terminated with a colon Micro-ops: consists of one, two, or three symbols separated by commas

CD: one of $\{\mathrm{U}, \mathrm{I}, \mathrm{S}, \mathrm{Z}\}$, where
U: Unconditional Branch
I: Indirect address bit
S: Sign of AC
Z: Zero value in AC
BR: one of \{JMP, CALL, RET, MAP $\}$
AD: one of $\{$ Symbolic address, NEXT, empty (in case of MAP and RET) \}

## Symbolic Microprogram (example)

Sequence of microoperations in the fetch cycle:
$\mathrm{AR} \leftarrow \mathrm{PC}$
$\mathrm{DR} \leftarrow \mathrm{M}[\mathrm{AR}], \mathrm{PC} \leftarrow \mathrm{PC}+1$
$\mathrm{AR} \leftarrow \mathrm{DR}(0-10), \mathrm{CAR}(2-5) \leftarrow \mathrm{DR}(11-14), \mathrm{CAR}(0,1,6) \leftarrow 0$
Symbolic microprogram for the fetch cycle:
ORG 64
FETCH: PCTAR U JMP NEXT
READ, INCPC U JMP NEXT
DRTAR U MAP
Binary equivalents translated by an assembler
Binary

| Address | F1 | F2 | F3 | CD | BR | AD |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1000000 | 110 | 000 | 000 | 00 | 00 | 1000001 |
| 1000001 | 000 | 100 | 101 | 00 | 00 | 1000010 |
| 1000010 | 101 | 000 | 000 | 00 | 11 | 00000 |

## Microprogram Sequencer



MUX-1 selects an address from one of four sources and routes it into a CAR

- In-Line Sequencing $\rightarrow$ CAR +1
- Branch, Subroutine Call $\rightarrow$ Take address from AD field
- Return from Subroutine $\rightarrow$ Output of SBR
- New Machine instruction $\rightarrow$ MAP

MUX-2 Controls the condition and branching as below

## Input Logic

| $I_{0} I_{1} T$ | Meaning | Source of Address | $S_{1} S_{0}$ | $L$ |
| :--- | :--- | :--- | :---: | :---: |
| 000 |  |  | 00 | 0 |
| 001 | In-Line | CAR+1 | 10 | 0 |
| 010 | JMP | CS (AD) | 00 | 0 |
| 011 | In-Line | CAR+1 | 10 | 1 |
| $10 x$ | RELL | CS (AD) and SBR <-CAR+1 | 01 | 0 |
| $11 x$ | MAP | SBR | 11 | 0 |

$$
\begin{aligned}
& \mathrm{S}_{0}=\mathrm{I}_{0} \\
& \mathrm{~S}_{1}=\mathrm{I}_{0} \mathrm{I}_{1}+\mathrm{I} 0{ }^{\prime} \mathrm{T} \\
& \mathrm{~L}=\mathrm{I}_{0}{ }^{\prime} \mathrm{I}_{1} \mathrm{~T}
\end{aligned}
$$

## F Field Decoding

microoperation fields


Since there are three microoperation fields we need 3 decoders. Only some of the outputs of decoders are shown to be connected to their output. Each of the output of the decoders must be connected to the proper circuit to initiate the corresponding microoperation. For example when $\mathrm{F} 1=101$ the next clock pulse transition transfers content of $\mathrm{DR}(0-10)$ to AR (Symbolized by DRTAC). Similarly other operations are also performed.

## Chapter 5

## CENTRAL PROCESSING UNIT

## Bus System and CPU

A bus organization for 7 CPU registers can be shown as below:


All registers are connected to two multiplexers (MUXA and MUXB) that select the registers for bus A and bus B. Registers selected by multiplexers are sent to ALU. Another selector (OPR) connected to ALU selects the operation for the ALU. Output produced by CPU is stored in some register and the destination register for storing the result is activated by the destination decoder (SELD).

Example: $\mathrm{R} 1 \leftarrow \mathrm{R} 2+\mathrm{R} 3$

- MUX A selector (SELA): BUS A $\leftarrow \mathrm{R} 2$
- MUX B selector (SELB): BUS B $\leftarrow \mathrm{R} 3$
- ALU operation selector (OPR): ALU to ADD
- Decoder destination selector (SELD): R1 $\leftarrow$ Out Bus


## Control word

Combination of all selection bits of a unit is called control word. Control Word for above CPU is as below

| 3 | 3 | 3 | 5 |
| :---: | :---: | :---: | :---: |
| SELA | SELB | SELD | OP |

## Examples of Microoperations for CPU

| Microoperation | Symbolic Designation |  |  |  | Control Word |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | SELA | SELB | SELD | OPR |  |
| $\mathrm{R} 1 \leftarrow \mathrm{R} 2-\mathrm{R} 3$ | R2 | R3 | R1 | SUB | 01001100100101 |
| $\mathrm{R} 4 \leftarrow \mathrm{R} 4 \vee \mathrm{R} 5$ | R4 | R5 | R4 | OR | 10010110001010 |
| $\mathrm{R} 6 \leftarrow \mathrm{R} 6+1$ | R6 | - | R6 | INCA | 11000011000001 |
| $\mathrm{R} 7 \leftarrow \mathrm{R} 1$ | R1 | - | R7 | TSFA | 00100011100000 |
| Output $\leftarrow$ R2 | R2 | - | None | TSFA | 01000000000000 |
| Output $\leftarrow$ Input | Input | - | None | TSFA | 00000000000000 |
| R4 $\leftarrow$ shl R4 | R4 | - | R4 | SHLA | 10000010011000 |
| $\mathrm{R} 5 \leftarrow 0$ | R5 | R5 | R5 | XOR | 10110110101100 |

## Register Stack

It is the collection of finite number of registers. Stack pointer (SP) points to the register that is currently at the top of stack.

/* Initially, $\mathrm{SP}=0$, EMPTY $=1$ (true), FULL = 0 (false) */

Push
$\mathrm{SP} \leftarrow \mathrm{SP}+1$
$\mathrm{M}[\mathrm{SP}] \leftarrow \mathrm{DR}$
If $(\mathrm{SP}=0)$ then $(\mathrm{FULL} \leftarrow 1)$
EMPTY $\leftarrow 0$

Pop
$\mathrm{DR} \leftarrow \mathrm{M}[\mathrm{SP}]$
$\mathrm{SP} \leftarrow \mathrm{SP}-1$
If $(\mathrm{SP}=0)$ then $($ EMPTY $\leftarrow 1)$
FULL $\leftarrow 0$

## Memory Stack

A portion of memory is used as a stack with a processor register as a stack pointer


## PUSH:

SP $\leftarrow$ SP - 1
$\mathrm{M}[\mathrm{SP}] \leftarrow \mathrm{DR}$
POP:
$\mathrm{DR} \leftarrow \mathrm{M}[\mathrm{SP}]$
$\mathrm{SP} \leftarrow \mathrm{SP}+1$

## PROCESSOR ORGANIZATION

In general, most processors are organized in one of 3 ways

- Single register (Accumulator) organization
» Basic Computer is a good example
» Accumulator is the only general purpose register
» Uses implied accumulator register for all operations
E.g.

ADD X $\quad / / \mathrm{AC} \leftarrow \mathrm{AC}+\mathrm{M}[\mathrm{X}]$
LDA Y $/ / \mathrm{AC} \leftarrow \mathrm{M}[\mathrm{Y}]$

- General register organization
» Used by most modern computer processors
» Any of the registers can be used as the source or destination for computer operations
e.g.

ADD R1, R2, R3 $/ / \mathrm{R} 1 \leftarrow \mathrm{R} 2+\mathrm{R} 3$
ADD R1, R2 // R1 $\leftarrow \mathrm{R} 1+\mathrm{R} 2$
MOV R1, R2 $/ / \mathrm{R} 1 \leftarrow \mathrm{R} 2$
ADD R1, $\mathrm{X} \quad / / \mathrm{R} 1 \leftarrow \mathrm{R} 1+\mathrm{M}[\mathrm{X}]$

- Stack organization
» All operations are done with the stack
» For example, an OR instruction will pop the two top elements from the stack, do a logical OR on them, and push the result on the stack
e.g.

PUSHX $\quad / /$ TOS $\leftarrow \mathrm{M}[\mathrm{X}]$
ADD

$$
/ / \mathrm{TOS}=\mathrm{TOP}(\mathrm{~S})+\mathrm{TOP}(\mathrm{~S})
$$

## Types of instruction:

The number of address fields in the instruction format depends on the internal organization of CPU. On the basis of no. of address field we can categorize the instruction as below:

## - Three-Address Instructions

Program to evaluate $\mathrm{X}=(\mathrm{A}+\mathrm{B}) *(\mathrm{C}+\mathrm{D})$ :
$\mathrm{ADD} \quad \mathrm{R} 1, \mathrm{~A}, \mathrm{~B} \quad / / \mathrm{R} 1 \leftarrow \mathrm{M}[\mathrm{A}]+\mathrm{M}[\mathrm{B}]$
ADD $\quad \mathrm{R} 2, \mathrm{C}, \mathrm{D} \quad / / \mathrm{R} 2 \leftarrow \mathrm{M}[\mathrm{C}]+\mathrm{M}[\mathrm{D}]$
MUL X, R1, R2 $/ / \mathrm{M}[\mathrm{X}] \leftarrow \mathrm{R} 1 * \mathrm{R} 2$
Results in short programs
Instruction becomes long (many bits)

- Two-Address Instructions

Program to evaluate $\mathrm{X}=(\mathrm{A}+\mathrm{B}) *(\mathrm{C}+\mathrm{D})$ :

| MOV | R1, A | $/ / \mathrm{R} 1 \leftarrow \mathrm{M}[\mathrm{A}]$ |
| :--- | :--- | :--- |
| ADD | R1, B | $/ / \mathrm{R} 1 \leftarrow \mathrm{R} 1+\mathrm{M}[\mathrm{A}]$ |
| MOV | R2, C | $/ / \mathrm{R} 2 \leftarrow \mathrm{M}[\mathrm{C}]$ |
| ADD | R2, D | $/ / \mathrm{R} 2 \leftarrow \mathrm{R} 2+\mathrm{M}[\mathrm{D}]$ |
| MUL | R1, R2 | $/ / \mathrm{R} 1 \leftarrow \mathrm{R} 1 * \mathrm{R} 2$ |
| MOV | $\mathrm{X}, \mathrm{R} 1$ | $/ / \mathrm{M}[\mathrm{X}] \leftarrow \mathrm{R} 1$ |

Tries to minimize the size of instruction
Size of program is relative larger.

## - One-Address Instructions

Use an implied AC register for all data manipulation
Program to evaluate $\mathrm{X}=(\mathrm{A}+\mathrm{B}) *(\mathrm{C}+\mathrm{D})$ :

| LOAD | A | $/ / \mathrm{AC} \leftarrow \mathrm{M}[\mathrm{A}]$ |
| :--- | :--- | :--- |
| ADD | B | $/ / \mathrm{AC} \leftarrow \mathrm{AC}+\mathrm{M}[\mathrm{B}]$ |
| STORE | T | $/ / \mathrm{M}[\mathrm{T}] \leftarrow \mathrm{AC}$ |
| LOAD | C | $/ / \mathrm{AC} \leftarrow \mathrm{M}[\mathrm{C}]$ |
| ADD | D | $/ / \mathrm{AC} \leftarrow \mathrm{AC}+\mathrm{M}[\mathrm{D}]$ |
| MUL | T | $/ / \mathrm{AC} \leftarrow \mathrm{AC} * \mathrm{M}[\mathrm{T}]$ |
| STORE | X | $/ / \mathrm{M}[\mathrm{X}] \leftarrow \mathrm{AC}$ |

Memory access is only limited to load and store
Large program size

- Zero-Address Instructions

Can be found in a stack-organized computer
Program to evaluate $\mathrm{X}=(\mathrm{A}+\mathrm{B}) *(\mathrm{C}+\mathrm{D})$ :

| PUSH | A | $/ /$ TOS $\leftarrow \mathrm{A}$ |
| :--- | :--- | :--- |
| PUSH | B | $/ /$ TOS $\leftarrow \mathrm{B}$ |
| ADD |  | $/ /$ TOS $\leftarrow(\mathrm{A}+\mathrm{B})$ |
| PUSH | C | $/ /$ TOS $\leftarrow \mathrm{C}$ |
| PUSH | D | $/ /$ TOS $\leftarrow \mathrm{D}$ |
| ADD |  | $/ / \mathrm{TOS} \leftarrow(\mathrm{C}+\mathrm{D})$ |
| MUL |  | $/ / \mathrm{TOS} \leftarrow(\mathrm{C}+\mathrm{D}) *(\mathrm{~A}+\mathrm{B})$ |
| POP | X | $/ / \mathrm{M}[\mathrm{X}] \leftarrow \mathrm{TOS}$ |

On the basis of type of operation performed by instruction we can categorize instructions as below:

- Data transfer instructions

Used for transferring data from memory to register, register to memory, register to register, memory to memory, input device to register and from register to output device.

| Load | LD | $\rightarrow$ Transfers data from memory to CPU |
| :--- | :--- | :--- |
| Store | ST | $\rightarrow$ Transfers data from CPU to memory |
| Move | MOV | $\rightarrow$ Transfers data from memory to memory |
| Input | IN | $\rightarrow$ transfers data from input device to register |

## - Data manipulation instructions

Used for performing any type of calculations on data.
Data manipulation instructions can be further divided into three types:
$>$ Arithmetic instructions
Examples

| Operation | Symbol |
| :--- | :--- |
| Increment | INC |
| Decrement | DEC |
| Add | ADD |
| Subtract | SUB |

Logical and bit manipulation instructions
Some examples:

| Operation | Symbol |
| :--- | :--- |
| Complement | COM |
| AND | AND |
| OR | OR |
| Exclusive-OR | XOR |

Shift instructions
Some examples:

| Operation | symbol |
| :--- | :--- |
| Logical shift left | SHL |
| Arithmetic shift right | SHRA |
| Arithmetic shift left | SHLA |
| Rotate right | ROR |
| Rotate left | ROL |

- Program Control Instructions

Used for controlling the execution flow of programs
$+1$
In-Line Sequencing (Next instruction is fetched from the next adjacent location in the memory)


Address from other source: Current Instruction, Stack, etc; Branch, Conditional Branch, Subroutine, etc
Some examples:
Branch BR
Jump JMP
Skip
Call
Return

SKP
CALL
RTN

## Addressing Modes

Specifies a rule for interpreting or modifying the address field of the instruction before the operand is actually referenced.
We use variety of addressing modes:

- To give programming flexibility to the user
- To use the bits in the address field of the instruction efficiently


## Types of addressing modes:

- Implied Mode

Address of the operands are specified implicitly in the definition of the instruction

- No need to specify address in the instruction
- Examples from Basic Computer CLA, CME, INP

ADD X;
PUSH Y;

- Immediate Mode

Instead of specifying the address of the operand, operand itself is specified in the instruction.

- No need to specify address in the instruction
- However, operand itself needs to be specified
- Sometimes, require more bits than the address
- Fast to acquire an operand
- Register Mode

Address specified in the instruction is the address of a register

- Designated operand need to be in a register
- Shorter address than the memory address
- Saving address field in the instruction
- Faster to acquire an operand than the memory addressing
- Register Indirect Mode

Instruction specifies a register which contains the memory address of the operand

- Saving instruction bits since register address is shorter than the memory address
- Slower to acquire an operand than both the register addressing or memory addressing
- $E A=$ content of $R$.
- Autoincrement or Autodecrement Mode
- When the address in the register is used to access memory, the value in the register is incremented or decremented by 1 automatically. i.e in case of register indirect mode.
- Direct Address Mode

Instruction specifies the memory address which can be used directly to access the Memory

- Faster than the other memory addressing modes
- Too many bits are needed to specify the address for a large physical memory Space
- $\mathrm{EA}=\mathrm{IR}$ (address)
- Indirect Addressing Mode
- The address field of an instruction specifies the address of a memory location that contains the address of the operand
- When the abbreviated address is used large physical memory can be addressed with a relatively small number of bits
- Slow to acquire an operand because of an additional memory access
- $\mathrm{EA}=\mathrm{M}[$ IR (address)]
- Relative Addressing Modes

The Address fields of an instruction specifies the part of the address which can be used along with a designated register to calculate the address of the operand

- Address field of the instruction is short
- Large physical memory can be accessed with a small number of address bits

3 different Relative Addressing Modes:

* PC Relative Addressing Mode
- EA = PC + IR(address)
* Indexed Addressing Mode
- EA $=\mathrm{IX}+\mathbb{I R}$ (address) $\{\mathrm{IX}$ is index register $\}$
* Base Register Addressing Mode
- EA $=$ BAR + IR(address)


## Addressing modes (Example)

|  | 200 | LOAD TO AC | mode |
| :---: | :---: | :---: | :---: |
|  | 201 | Address = 500 |  |
| $\mathrm{PC}=200$ | 202 | Next Instruction |  |
| $\mathrm{R}=400$ | 399 | 450 |  |
|  | 400 | 700 |  |
| IX $=100$ |  |  |  |
|  | 500 | 800 |  |
| AC |  |  |  |
|  | 600 | 900 |  |
|  | 702 | 325 |  |
|  | 800 | 300 |  |

Direct address $\quad 500 \quad / / \mathrm{AC} \leftarrow \mathrm{M}[500]$
Value $=800$
Immediate operand $\quad / / \mathrm{AC} \leftarrow 500$
Value $=500$
Indirect address $500 \quad / / \mathrm{AC} \leftarrow \mathrm{M}[\mathrm{M}[500]]$
Value $=300$
Relative address $500 \quad / / \mathrm{AC} \leftarrow \mathrm{M}[\mathrm{PC}+500]$
Value $=325$
Indexed address $500 \quad / / \mathrm{AC} \leftarrow($ IX+500)
Value $=900$
Register $\quad 500 \quad / / \mathrm{AC} \leftarrow \mathrm{R} 1$
400
Register indirect $500 \quad / / \mathrm{AC} \leftarrow \mathrm{M}[\mathrm{R} 1]$
Value $=700$
Autoincrement $500 \quad / / \mathrm{AC} \leftarrow(\mathrm{R} 1)$
Value $=700$
Autodecrement 399 /* $\mathrm{AC} \leftarrow-(\mathrm{R})$ */

## RISC and CISC

## Complex Instruction Set Computer (CISC):

Computers with many instructions and addressing modes came to be known as Complex Instruction Set Computers (CISC).One goal for CISC machines was to have a machine language instruction to match each high-level language statement type so that job of compiler writer becomes easy. Characteristics of CISC computers are:

- The large number of instructions and addressing modes led CISC machines to have variable length instruction formats
- Multiple operand instructions could specify different addressing modes for each operand
- Variable length instructions greatly complicate the fetch and decode problem for a processor
- They have instructions that act directly on memory addresses due to which multiple memory cycle are needed for executing instructions.
- Microprogrammed control is used rather than hardwired


## Reduced Instruction Set Computer (RISC)

Reduced Instruction Set Computers (RISC) were proposed as an alternative The underlying idea behind RISC processors is to simplify the instruction set and reduce instruction execution time. Characteristics of RISC are:

- Few instructions
- Few addressing modes
- Only load and store instructions access memory
- All other operations are done using on-processor registers
- Fixed length instructions
- Single cycle execution of instructions
- The control unit is hardwired, not microprogrammed


## Register Overlapped Windows:

The procedure (function) call/return is the most time-consuming operations in typical HLL programs. The depth of procedure activation is within a relatively narrow range. If we use multiple small sets of registers (windows), each assigned to a different procedure, a procedure call automatically switches the CPU to use a different window of registers, rather than saving registers in memory. Windows for adjacent procedures are overlapped to allow parameter passing.


There are three classes of registers:

- Global Registers
» Available to all functions
- Window local registers
» Variables local to the function
- Window shared registers
» Permit data to be shared without actually needing to copy it
Only one register window is active at a time. The active register window is indicated by a pointer. When a function is called, a new register window is activated. This is done by incrementing the pointer. When a function calls a new function, the high numbered registers of the calling function window are shared with the called function as the low numbered registers in its register window. This way the caller's high and the called function's low registers overlap and can be used to pass parameters and results

The advantage of overlapped register windows is that the processor does not have to push registers on a stack to save values and to pass parameters when there is a function call.

This saves

- Accesses to memory to access the stack.
- The cost of copying the register contents at all

And, since function calls and returns are so common, this results in a significant savings relative to a stack-based approach

## Chapter 7 <br> Input-Output Organization

## I/O subsystem

The input-output subsystem (also referred as I/O) proves an efficient mode of communication between the central system and outside environment. Data and programs must be entered into the computer memory for processing and result of processing must be must be recorded or displayed for the user

## Peripheral devices

Any input/output devices connected to the computer are called peripheral devices.

## Input Devices

- Keyboard
- Card Reader
- Digitizer
- Screen Input Devices
- Touch Screen
- Light Pen
- Mouse
- 


## Input-Output Interface

- Provides a method for transferring information between internal storage (such as memory and CPU registers) and external I/O devices
- Resolves the differences between the computer and peripheral devices
- Peripherals - Electromechanical Devices, CPU or Memory - Electronic Device
- Data Transfer Rate
» Peripherals - Usually slower
» CPU or Memory - Usually faster than peripherals
- Some kinds of Synchronization mechanism may be needed
- Unit of Information
» Peripherals - Byte, Block, ...
» CPU or Memory - Word
- Data representations may differ


## I/O bus and interface modules



I/O bus from the processor is connected to all peripheral interfaces. To communicate with a particular device, the processor places a device address on the address lines. Each peripheral has an interface module associated with its interface. Functions of an interface are as below:

- Decodes the device address (device code)
- Decodes the I/O commands (operation or function code)
- Provides signals for the peripheral controller
- Synchronizes the data flow and
- Supervises the transfer rate between peripheral and CPU or Memory


## Types of I/O command

Control command:-Issued to activate the peripheral and to inform it what to do?
Status command:-Used to check the various status conditions of the interface before a transfer is initiated
Data input command:-Cause the interface to read the data from the peripheral and place it into the interface buffer.
Data output command:-Causes the interface to read the data from the bus and save it into the interface buffer

## I/O bus and memory bus

Memory bus is used for information transfers between CPU and the MM (main memory). I/O bus is for information transfers between CPU and I/O devices through their I/O interface

## Physical Organizations

Many computers use a common single bus system for both memory and I/O interface units

- Use one common bus but separate control lines for each function
- Use one common bus with common control lines for both functions

Some computer systems use two separate buses,

- One to communicate with memory and the other with I/O interfaces


## I/O Bus

Communication between CPU and all interface units is via a common I/O bus. An interface connected to a peripheral device may have a number of data registers, a control register, and a status register. A command is passed to the peripheral by sending to the appropriate interface register

## Isolated vs. Memory mapped I/O

## Isolated I/O

- Separate I/O read/write control lines in addition to memory read/write control lines
- Separate (isolated) memory and I/O address spaces
- Distinct input and output instructions

Memory-mapped I/O

- A single set of read/write control lines (no distinction between memory and I/O transfer)
- Memory and I/O addresses share the common address space
$\rightarrow$ reduces memory address range available
- No specific input or output instruction
$\rightarrow$ The same memory reference instructions can be used for I/O transfers
- Considerable flexibility in handling I/O operations


## IO Interface Unit



Interface communicates with the CPU through the data bus. The chip select and register select inputs determine the address assigned to the interface. Control lines I/O read and write are used to specify the input and output respectively. Bidirectional lines represent both data in and out from the CPU. Information in each port can be assigned a meaning
depending on the mode of operation of the I/O device: Port $\mathrm{A}=$ Data; Port $\mathrm{B}=$ Command; Port C = Status. CPU initializes (loads) each port by transferring a byte to the Control Register. CPU can define the mode of operation of each port

## Modes of I/O transfer

Three different Data Transfer Modes between the central computer (CPU or Memory) and peripherals;

- Program-Controlled I/O
- Interrupt-Initiated I/O
- Direct Memory Access (DMA)


## Program-Controlled I/O (Input Dev to CPU)

- Continuous CPU involvement
- CPU slowed down to I/O speed
- Simple
- Least hardware



## Interrupt Initiated I/O

- Polling takes valuable CPU time
- Open communication only when some data has to be passed -> Interrupt.
- I/O interface, instead of the CPU, monitors the I/O device
- When the interface determines that the I/O device is ready for data transfer, it generates an Interrupt Request to the CPU
- Upon detecting an interrupt, CPU stops momentarily the task it is doing, branches to the service routine to process the data transfer, and then returns to the task it was performing


## DMA (Direct Memory Access)

Large blocks of data transferred at a high speed to or from high speed devices, magnetic drums, disks, tapes, etc.

- DMA controller (Interface ) provides I/O transfer of data directly to and from the memory and the I/O device
- CPU initializes the DMA controller by sending a memory address and the number of words to be transferred


## Prepared By: Arjun Singh Saud

- Actual transfer of data is done directly between the device and memory through DMA controller freeing CPU for other tasks
- DMA works by stealing the CPU cycles


## Cycle Stealing:

- While DMA I/O takes place, CPU is also executing instructions
- DMA Controller and CPU both access Memory which causes memory Access Conflict
- Memory Bus Controller is responsible for coordinating the activities of all devices requesting memory access by using priority schemes
- Memory accesses by CPU and DMA Controller are interwoven; with the top priority given to DMA Controller which is called cycle Stealing
- CPU is usually much faster than I/O(DMA), thus CPU uses the most of the memory cycles
- DMA Controller steals the memory cycles from CPU for those stolen cycles, CPU remains idle
- For those slow CPU, DMA Controller may steal most of the memory cycles which may cause CPU remain idle long time


## DMA Transfer



CPU executes instruction to
Load Memory Address Register
Load Word Counter
Load Function(Read or Write) to be performed
Issue a GO command
Upon receiving a GO Command DMA performs I/O operation as follows independently from CPU

## Input

- Send read control signal to Input Device
- DMA controller collects the input from input device byte by bye and assembles the byte into a word until word is full
- $\quad$ Send write control signal to memory
- Increment address register (Address Reg <- Address Reg +1)
- Decrement word count (WC <- WC - 1)
- If $\mathrm{WC}=0$, then Interrupt to acknowledge done, else repeat same process


## Output

- $\quad$ Send read control signal to memory
- Read data from memory
- Increment address register (Address Reg <- Address Reg +1)
- Decrement word count (WC <- WC - 1)
- Disassemble the word
- Transfer data to the output device byte by byte
- If WC = 0, then Interrupt to acknowledge done, else repeat same process


## I/O Processor ( I/O Channel)

Processor with direct memory access capability that communicates with I/O devices is called I/O processor (channel). Channel accesses memory by cycle stealing. Channel can execute a channel program stored in the main memory. CPU initiates the channel by executing a channel I/O class instruction and once initiated, channel operates independently of the CPU.


## Channel- CPU communication

## CPU operations <br> IOP operations



## Data Communication Processor

Read your self

## Chapter 8

## Computer Arithmetic



AVF: Addition overflow Flip-flop

Perform $45+(-23)$
Operation is add

$$
45=00101101
$$

$$
-23=10010111
$$

$$
\mathrm{As}=0 \quad \mathrm{~A}=0101101
$$

$$
\mathrm{Bs}=1 \quad \mathrm{~B}=0010111
$$

$\mathrm{As} \oplus \mathrm{Bs}=1$
$\mathrm{EA}=\mathrm{A}+\mathrm{B}^{\prime}+1=0101101+1101000+1=10010110$
$\mathrm{AVF}=0$
$\Rightarrow \quad \mathrm{E}=1 \quad \mathrm{~A}=0010110$
Result is AsA=0 0010110

## Exercise

Perform
$(-65)+(50), \quad(-30)+(-12), \quad(20)+(34), \quad(40)-(60), \quad(-20)-(50)$

## Addition and Subtraction with Signed 2's Complement Data



Example:
$33+(-35)$
$\mathrm{AC}=33=00100001$
$\mathrm{BR}=-35=2$ 's complement of $35=11011101$
$\mathrm{AC}+\mathrm{BR}=11111110=-2 \quad$ which is the result
Multiplication with Signed Magnitude Data


Example:
Perform $5 \mathrm{x}-4$

Bs B =5 = 00101
Qs $\mathrm{Q}=-4=10100$

$$
\begin{aligned}
& \mathrm{As}=1 \\
& \mathrm{Qs}=1
\end{aligned}
$$

| E | A | Q | SC |
| :---: | :---: | :---: | :---: |
| 0 | 0000 | 0100 | 4 |

Step1
Qn $=0$
$\begin{array}{lllll}\text { Shr } & 0 & 0000 & 0010 & 3\end{array}$
Step2
Qn =0
$\begin{array}{lllll}\text { Shr } & 0 & 0000 & 0001 & 2\end{array}$
Step 3
$\begin{array}{lllll}\text { Qn=1 } & 0 & 0000 & 0001 & \\ & & \frac{0101}{} & & \\ \text { Shr } & 0 & 0101 & 0001 & \\ & 0 & 0010 & 1000 & 1\end{array}$
Step 4
Qn = 0
$\begin{array}{lllll}\text { Shr } & 0 & 0001 & 0100 & 0\end{array}$
As $\mathrm{AQ}=00010100=-20$
Question:
Perform the operation $4 \times 3,6 \times-7,-9 \times 8$ by using 5-bit representation

## Booth Multiplication Algorithm

Booth multiplication algorithm is used to multiply the numbers represented in signed 2's complement form.


| $\mathrm{BR}=10111$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{BR}}+1=01001$ |  |  |  |  |
| $\mathrm{Q}_{\mathrm{n}} \mathrm{Q}_{\mathrm{n}+1}$ | AC | QR | $\mathrm{Q}_{\mathrm{n}+1}$ | SC |
| 10 | 00000 | 10011 | 0 | 5 |
| Step 1 |  |  |  |  |
| Subtract BR | 01001 | 10011 |  |  |
| AShr | 00100 | 11001 | 1 | 4 |
| Step 2 |  |  |  |  |
| 11 | 00100 | 11001 | 1 | 4 |
| AShr $\quad 1$ | 00010 | 01100 | 1 | 3 |
| Step $3 \quad 0 \begin{array}{ll}1\end{array}$ | 00010 | 01100 | 1 | 3 |
| Add BR $\quad 0 \quad 1$ | +10111 |  |  |  |
|  | 11001 | 01100 | 1 | 3 |
| Shr | 11100 | 10110 | 1 | 2 |
| Step 4 |  |  |  |  |
| 00 | 11100 | 10110 | 0 | 2 |
| AShr $\quad 00$ | 11110 | 01011 | 0 | 1 |
| Step 5 |  |  |  |  |
| 10 | 11110 | 01011 | 0 | 1 |
| Subtract BR | 01001 |  |  |  |
|  | 00111 | 01011 | 0 | 1 |
| AShr | 00011 | 10101 | 0 | 0 |

Terminate: Result in $\mathrm{AC} \& \mathrm{QR}=117$
]

## Division of Signed Magnitude Data



